

# SSD Subsystem Chip-to-Chip Interfaces

Mostafa Abdulla, Ph.D. Micron Technology mnabdull@micron.com



## Agenda

- SSD Architecture Overview
- SSD Interconnection
- Interface Design Parameters
- High-Speed Considerations



#### **Micron SSDs**





### **SSD Density Is Growing**

#### **SSD Density by Segment (GB)**

■ Enterprise ■ Desktop □ Notebook ■ Netbook ■ Weighted Avg Density



Source: iSuppli

Flash Memory Summit 2011 Santa Clara, CA





Internal chip-to-chip interconnect

How to connect as many devices as possible without degrading performance and increasing system complexity

Flash Memory Summit 2011 Santa Clara, CA



#### Micron 64GB 2.5-inch SSD





#### **Micron PCle SSD**





## **SSD System Design Tradeoffs**



SSD system architecture must be optimized for:

- Performance (higher bandwidth and lowest latency)
- Lowest power
- Fewest pins



## **Loading Effect**

When sharing a common bus, devices cannot drive the bus with the maximum data rate due to the increase in bus loading





- Compare among different configurations and interfaces
- System figures of merit are the metric parameters—the merits depend on the system design trade-offs
- Focus on BW/pin, latency, and energy/bit



#### High-Speed System Design Considerations

- A storage memory subsystem can require as much as GBs of capacity:
  - Connecting memory devices in parallel (system level)
  - Stacking many devices in one package (package level)
  - Trade-offs: parallelism, pins, power
- Signal integrity analysis is needed





#### Revisit Micron's FMS 2011 presentations at: www.micron.com/fms

©2011 Micron Technology, Inc. All rights reserved. Products are warranted only to meet Micron's production data sheet specifications. Information, products, and/or specifications are subject to change without notice. All information is provided on an "AS IS" basis without warranties of any kind. Dates are estimates only. Drawings are not to scale. Micron , RealSSD, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.



Dr. Mostafa Abdulla has 20 years of research and development expertise in the electronics and communications industries. A senior member of IEEE, he contributed to the creation of JEDEC LPDDR2, *e*•MMC, and UFS standards. Currently, Dr. Abdulla serves as a senior engineering manager for Micron Technology, focusing on the development of high-speed circuits and architectures for memory subsystems, including the emerging field of stacked memory subsystems. He earned B.S. and M.S. degrees in electronics and communication engineering from Ain Shams University, a Ph.D. degree in electrical engineering from North Carolina State University, and an MBA degree from Golden Gate University.